Voltage waveform over one period of fittest individual from final generation not require auxiliary information such as a Jacobian matrix, which represents a major advantage over existing implementations of harmonic balance. 
INTRODUCTION
Various applications, from communication to biomedical systems, are calling for increasingly reduced-size components. In the world of antennas, microstrip technology proves to be very flexible in that direction, mainly because of its simplicity, conformability, and low fabrication costs. Thus, the use of micromachining techniques for the elaboration of ever smaller devices is nowadays in full expansion, ranging from packaging w x w x w x w x technology 1 , to power meters 2 , filters 3 , diplexers 4 , w x and, of course, microstrip antennas 5, 6 . However, a limiting factor as the operating frequency increases is represented by the losses in the dielectric substrate, mainly due to the undesirable surface waves excited. The latter can drastically alter the behavior of an antenna by reducing its bandwidth, deteriorating its radiation pattern, or w x lowering its efficiency 7 . Possible solutions to reduce the w x surface-wave excitation are the use of low-index dielectrics 8 exciting mainly space waves, of circular patches with approw x priate radii 9 , or of membranes supporting rectangular w x patches over an air cavity or a low-index material 6 .
Driven by the purpose of surface-wave elimination, the overall concept of the antenna presented in this paper is based on the already well-known SSFIP antennas Ž . w x strip᎐slot᎐foam᎐inverted᎐patch 10, 11 , which are easy to manufacture using classical technologies in the C-band, and Ž exhibit good electromagnetic characteristics easy to match, . large bandwidth, good gain . Based on well-established results, our purpose is to reach a tenfold increase in the operation frequency of the antenna, thus entering into the V-band. As a consequence, the dimensions of the device are reduced by a similar factor, leading to a complete change of the associated technological challenges and procedures. The general layout of the antenna and the materials used are presented in Figure 1 . The proposed structure can be used for high radiation efficiency antennas in the millimeter-wave band since surface waves are inherently suppressed with the use of a metallic horn cavity configuration. All of the dimensions have been optimized by a full-wave analysis of an Ž . equivalent design see Section 2 , and the technological steps are presented in Section 3.
ELECTROMAGNETIC PART

Insight into the Theory.
A reasonable way to analyze the antenna of Figure 1 is to consider it as being a succession of connected metallizations embedded in a multilayered medium. Thus, our problem falls into the category of microstrip antennas with vertical connections, embedded in stratified media. This subject has been in the scope of research for many years now, so that it is already well known in w x the literature for either horizontal sources 12᎐14 or, more w x recently, for vertical sources 15, 16 .
The purely theoretical kernel of the treatment being beyond the scope of this paper, we will not enter into extensive w x details, and the reader is once again referred to 16 . However, for the sake of clarity, we should nevertheless mention that the integral equation has been proved to be an efficient technique to deal with such problems. Based on the accurate determination of all of the Green's functions for the fields in multilayered media, it has been widely used in the literature for the study of more classical microstrip antennas. A variation of this method is the mixed-potential integral equation Ž . MPIE which uses the Green's functions for the potentials instead of those for the fields, leading to more stable numeri-Ž cal algorithms the Green's functions for potentials being less . divergent than those for the fields . This is the one we have used, combined with a Galerkin implementation of the w x method of moments 17 , to obtain the simulated results presented in Figure 2 .
Optimized Design.
As can be seen in Figure 1 , the antenna is composed of two parts having complementary roles: Ž the first one Pyrex wafer, , 4.4 determined by an annular r Figure 2 Simulated results of an SSFIP antenna equivalent to the one depicted in Figure 1 , where the horn has been replaced by a cavity with vertical walls Ž Figure 1 Design of the integrated horn antenna at 75 GHz. The antenna is composed of two wafers: a silicon wafer with a horn, a . Ž membrane supporting a patch, and an auxiliary hole for the electric contact with the second wafer and a Pyrex wafer with a cavity, a . slot, and a feeding line . line resonance supports the excitation of the antenna, Ž . whereas the second one silicon wafer represents the radiatw x ing part. Previous analysis of SSFIP antennas 18 has shown that special attention should be paid to the parameters Ž . line᎐slot᎐patch since they are of primary importance for the adaptation of the device. The large number of simulations run has shown that the size of the cavity, once adjusted, has a second-order influence on the frequency of operation. For the sake of clarity, the important parameters for the optimization are defined in Figure 3 and are developed hereafter. tion of the antenna is not too sensitive to the width of the slot, which can be chosen larger than the optimum in order to render the technological realization easier. 
that, in a horn antenna, the entire part above the patch has a negligible influence on the input impedance of the device, but affects mainly the Ž radiation pattern and, conversely, the part below the patch affects mainly the input impedance, and almost . not the radiation pattern . Therefore, the approximation of a square cavity is a reasonable choice in our case.
TECHNOLOGICAL DETAILS
² : Ž 19 .
Silicon Wafer.
A 380 m 100 low-doped -10 silicon wafer has been used for the realization of the upper part of the antenna. An Si N low-stress 1 m thick layer has 3 4 been chemically evaporated on both sides, and, in the future, will constitute the membrane supporting the radiating patch.
The technological steps applied to the wafer are the following.
Step A.1: Wafer preparation.
Step A.2: Back-side metallization.
Step A.3: Front-side Si N patterning. 3 4 Step A.4: Back-side patterning.
Step A.5: Si etching.
Step A.6: Front-side metallization.
A precise cleaning of the wafer in a HNO solution at room 3 temperature for 5 min followed by a BHF cleaning for 30 s Ž . has been applied first Step A.1 in order to obtain a good adherence of the metals further evaporated on the Si N 3 4 layer. This step is of the foremost importance in our case since a defect in the metallizations of the final device can drastically alter its electromagnetic behavior.
The conducting metal used for the antenna is copper, Ž which is widely used at lower frequencies e.g., for microstrip antennas . In order to obtain a good adherence on the Si N 3 4 Ž . layer, a chrome layer thickness 30 nm has been evaporated Ž . before the copper one thickness 200 nm . The thickness of the chrome layer should be kept as small as possible because of its low conductivity which can degradate the electromagnetic performances of the whole device. Then, in order to reach a 5 m thickness of copper, which is large enough in comparison with the skin depth at these frequencies, a galva-Ž nization at a rate of 0.75 mrh has been performed Step . Ž . A.2 . The front-side patterning Step A.3 enters into a classi-Ž cal photolithographic process with a positive S1813 photore-. sist , and is followed by a plasma etching of the Si N . The 3 4 Ž . back-side galvanization Step A.4 is very similar to Steps A.2 and A.3 so we will not give further details here. Notice, however, that for the patterning, we need to etch the chrome layer without removing the copper one. This can be done in two ways: either by using a solution that attacks both metals at the same rate, and considering that the copper layer will not be too affected due to the large difference in thicknesses Ž between the two metals, or by using a selective solution Cr . etch, selective to Cu . This last possibility is more reliable, but also highly dangerous because of the chemicals involved.
Ž . The silicon etching Step A.5 represents a limit in the process beyond which all manipulations should be performed extremely carefully. As a matter of fact, a 24 h KOH bath at 60ЊC completely etches the silicon wafer, thus revealing the 1 m thick membranes with the patches printed on their back Ž . sides the measured etching rate was about 16 mrh . Fi-Ž . nally, the front-side metallization Step A.6 has been per-Ž formed following an already described processes Cr q Cu . evaporation, Cu galvanization, photolithography , and a view of the top of the final chip is proposed in Figure 4 .
Pyrex Wafer.
From a technological point of view, the Ž . processing of the Pyrex wafer thickness s 500 m " 50 m demands less attention than that for the silicon one, mainly because no real fragile steps have to be dealt with. The overall process can be divided into the following steps.
Ž .
Step B.1: Wafer preparation similar to Step A.1 .
Step B.2: Mask elaboration.
Step B.3: Pyrex etching. Ž . Ž .
Step B.4: Slot front and feed line back design.
In view of a quite severe chemical attack to etch the cavity in the Pyrex, we have doubled the mask on both sides of the Ž . Ž wafer Step B.2 . First, a layer of sputtered chrome cold . reaction has been deposited, and second, a negative SC450 Ž photoresist needing a 85ЊC postbake for about 1 h, a development in a WNRD solution, and a raise in an N butyl . acetate solution . Once the photolithographic process was finished and the chrome was removed at the corresponding locations, the attack was done in a 50% HF solution heated Ž at 30ЊC in order to homogenize the attack and avoid a . porous cavity bottom , etching at a rate of about 10 mrmin Ž .
Step B.3 . Although dangerous, this step is not delicate, provided that a regular control of the etching depth is performed. The negative photoresist is then removed by a 5 min bath in a Piranah solution, and the remaining chrome by a classical Cr-etch solution. The design of the slot on the front and of the line on the back sides follows a now classical Ž . process Step B.4 : a thin chrome layer is evaporated for better adherence of the copper, which is then evaporated and galvanized. The photolithography is done on both sides simul- Figure 4 Above perspective of the silicon wafer at the end of the process. The different elements are clearly visible: the horn, the patch, and the different alignment marks taneously since the line and the slot need to be perfectly aligned. It is interesting to note at this point that a classical spinning of a positive S1813 photoresist is very efficient, despite the nonplanar structure of the wafer.
The final chip obtained is presented in Figure 5 , where an additional canal for the air evaluation has been etched. The latter will be needed in the future in order to maintain a Ž constant pressure inside the cavity when the two wafers will . be stacked together , and thus lowering the risk of breaking the membrane.
RESULTS AND CONCLUSION
The integrated horn antenna was designed to work at 75 GHz, and its input impedance was measured in the 50᎐100 Ž GHz range on an HP 8510 XF network analyzer able to . measure from 1 up to 110 GHz . The results are presented in Figure 6 . It must be pointed out that the antenna has been realized and measured at the final frequency of 75 GHz with no room for scale models. Despite the expected high losses at Ž these frequencies the simulations were performed with di-. electric losses measured in the C-band that are probably responsible for the y3 dB shift in the lower part of the Ž . frequency range 50᎐60 GHz , and the general ripples probably due to multiple-wave reflections difficult to control in the V-band, the results show a good similarity with the . theoretical predictions see Fig. 2 , in both the resonant frequency and the matching level.
Thus, we have shown that the technology for the fabrication of these types of antennas is now mature, and combined with accurate electromagnetic analysis software, can lead to reliable designs and small development times, including optimization and final fabrication.
